Recent success in the growth of monolayer MoS2 via chemical vapor deposition (CVD) has opened up prospects for the implementation of these materials into thin film electronic and optoelectronic devices. Here, we investigate the electronic transport properties of individual crystallites of high quality CVD-grown monolayer MoS2. The devices show low temperature mobilities up to 500 cm 2 V −1 s −1
Two-dimensional (2D) crystals of transition metal dichalcogenides (TMD) have received significant interest due to their potential in a wide range of novel applications as well as in basic research [1] [2] [3] . Especially monolayers of semiconducting TMDs such as MoS 2 hold significant promise in electronics and optoelectronics due to their unusual electrostatic coupling 4 , large carrier mobility 5 , high current carrying capacity 6 , and strong absorption in the visible frequencies 7 , on top of their chemical and mechanical robustness. Strong spin-orbit coupling and the unique crystal symmetry of these materials lead to the coupling of spin and valley degrees of freedom, which can be exploited for the development of novel valleytronic devices 8 .
While monolayers of MoS 2 can be readily obtained by micromechanical cleavage of synthetic or natural bulk crystals 1 , large area, high quality, and continuous thin films are needed for practical devices. To this end, several groups have recently succeeded in the growth of monolayer thin films TMDs via chemical vapor deposition (CVD) [9] [10] [11] [12] [13] . The formation of MoS 2 monolayers during the CVD process occurs through nucleation and growth, resulting in a film which consists of misoriented grains stitched together by lines of 8-and 4-membered rings 10, 11 . Initial studies have suggested that the grain boundaries have minor effects on the charge transport properties 10 . The reported room temperature carrier mobility of these thin films, which is often used as a measure of the electronic quality, is found to be between 0.1 and 10 cm 2 V −1 s −1 for unencapsulated devices. These values are almost in the same order of magnitude compared to those measured from mechanically exfoliated counterparts but distinctly lower than the theoretically predicted values 14 . While recent transport studies suggest that charged impurities [15] [16] [17] and localized states 16, 18, 19 play a crucial role for mechanically exfoliated samples, the dominant scattering processes that limit the carrier mobility remains elusive. and A1g), characteristic for CVD monolayer MoS2. The spectrum for an exfoliated monolayer exited with the same parameters is shown in red. c) Photo luminescence intensity map of the flake and e) corresponding normalized spectrum, again compared to an exfoliated sample (red). f) Optical picture of a structured and contacted Hall-bar used for multiterminal measurements. g) Atomic force microscopy image (10 µm) of a two terminal device. The shape of the triangular crystal is highlighted.
In this article we report on the electronic transport properties of CVD-grown crystallites of monolayer MoS 2 and demonstrate that their electronic quality is comparable to that of mechanically exfoliated materials. In back-gated device geometry without encapsulation, our CVD MoS 2 monolayers exhibit room and low temperature field effect mobilities of up to 45 and 500 cm 2 V −1 s −1 , respectively. We also report the observation of crossover from insulating to metallic conduction as a function of carrier density and temperature. This phenomenon, previously referred to as metal-insulator-transition (MIT) 15 , allows access to the transport regime where the effect of band edge disorder can be neglected. Our analysis shows that carrier mobility in the high charge carrier density regime is largely limited by structural defects at low temperatures.
Our CVD MoS 2 thin films were grown on silicon substrates covered with 300 nm of silicon dioxide using a method reported by other groups 9, 10 . Near the edge of the continuous MoS 2 film, numerous large (> 10 µm) crystallites of monolayer MoS 2 are found ( Figure 1a ). The triangular shape of most crystallites reflects the three-fold symmetry of MoS 2 suggesting they are singlecrystalline. Uniform Raman and photoluminescence signals (Figure 1b and c) from most individual crystallites further verify that they consist of a single crystal domain with no internal grain boundaries 10 . Note that some triangular crystallites consisting of multiple domains were occasionally found in different batches (See Supplementary Information for details). The sharp spectral features indicate evidence of no substantial disorder in the sample (Figure 1d and e). In fact, the band gap photoluminescence from the CVD samples shows a distinctly sharper peak compared to that from mechanically exfoliated counterparts, reflecting their high electronic quality. In the following, we discuss the transport properties of CVD-grown MoS 2 based on devices fabricated from individual crystallites (See Methods for details of the device fabrication). Several devices in both two terminal (Fig 1g) and multi-terminal geometry (Fig 1f) were studied.
After growth, the CVD MoS 2 film and triangles are transferred to a fresh silicon substrate with thermally grown oxide which is used as the backgate dielectric. Selected devices are then contacted using standard electron beam lithography (Figure 2a) . The output characteristic of a typical two-terminal device (Figure 2b) indicates good ohmic contact with the gold electrodes at large positive gate biases even at low temperatures 4, 17 . In the highly conducting regime, the contact resistance plays a minor role and the 2-probe and 4-probe measurements yield similar results 5 . The activating behavior observed at lower gate biases indicates the insulating regime of the MoS 2 and the non-negligible effects of contact resistance due to Schottky barriers. In order to achieve optimal device performance, we employed a two-step annealing process 5 : first at 200
• C for 2 hours in N 2 and subsequent annealing in vacuum at 120
• C for 4-10 hours. Transport measurements were performed immediately after the second annealing step without exposing the device to ambient. This second annealing had a significant effect on the doping level as evidenced by the significant shift in the transfer curve towards the negative gate bias, making the device more strongly n-type ( Figure 2c ). This is likely due to the removal of adsorbents such as O 2 or H 2 O, which are known to deplete negative charge carriers 20 and the resulting shift of the Fermi level towards the conduction band. It is worth noting that the threshold shift due to vacuum annealing can be as large as 100 V, which corresponds to increase in the carrier concentration by 7×10 12 cm −2 . As discussed below, this allows us to readily access the metallic conduction regime with relatively small backgate voltages without the use of ionic 21 or highdielectric topgate 15 . The channel resistivity was found to be below 10 kΩ, which is among the lowest values reported to date for monolayer MoS 2 . At large negative gate biases, the insulating regime is achieved yielding on/off ratios of >10 6 at low temperatures.
In backgated devices with no dielectric encapsulation, field-effect mobility µ f e can be obtained by µ f e = dσ/dV bg * C −1 ox where C ox =11.5 nF is the gate oxide capacitance, σ is the channel conductivity, and V bg is the backgate bias. Figure 2d shows the gate bias dependence of the field-effect mobility of a two-probe device at 10 K before and after the vacuum annealing step. The maximum µ f e of 200 cm 2 V −1 s −1 remains almost unchanged but the saturation of mobility, which corresponds to the linear regime of the conductivity, is observed only after the second annealing step. It may be noted that both 2-and 4-probe field effect mobilities were found to be in a range between 100 to 500 cm 2 V −1 s −1 and the discrepancies between the two were only evident near the insulating regime (where R > 10 MΩ) where the contact resistance becomes significant 5 . Due to large uncertainties in the Hall mobilities and the large range in resistances studied, we focus the following discussions on field effect mobilities, which are obtained from DC two-terminal measurements. Figure 3a shows the conductance of a device as a function of backgate voltage and temperature. For positive gate voltages, the conductance decreases with increasing temperature, indicating metallic behavior, whereas for negative biases the temperature dependence is reversed, showing the characteristic of an insulator. This crossover from insulating to metallic conduction is shown in more detail in Figures 3b and c. The transfer curves show a gradually shifting crossover point around V bg = 0 V above and below which the temperature dependence is opposite. The crossover point occurs at the channel conductivity in the order of e 2 /h similar to the previous reports by Radisavljevic and Kis 15 and Baugher et al. 5 , suggesting that they share the same origin. In most of our devices, the crossover point occurs at low gate voltages, allowing the analysis of carrier conduction in the fully metallic regime where band edge disorder plays a minor role. The resistance shows an increase with temperature in the metallic regime while it decreases in the insulating regime, suggesting phonon-assisted hopping conduction 16, 18 and thermal activation of carriers.
The low temperature field effect mobility of our devices is among the highest reported to date, however, it falls significantly below the acoustic-phonon-limited mobility of 10 5 cm 2 V −1 s −1 predicted by theory 14 . This strongly suggests that the mobility is limited by extrinsic factors at low temperatures. The gate-dependent field effect mobilities shown for different devices in Figures 4a and b can be used to distinguish three different transport regimes. For large negative voltages, transport is dominated by variable range hopping (See supplementary information for details), as reported previously 16, 19 . On the other hand, at lower gate biases around zero, the field effect mobility increases with gate voltage. This behavior corresponds to σ ∝ n α with 1 < α < 2, which is indicative of charged impurity scattering in a two dimensional system with parabolic dispersion 22 and T > T F ermi . Since the material is strongly doped by electron donors, the presence of ionized atoms or Coulomb impurities is expected. For high positive voltages the system is in the metallic regime and reveals an upper limit of mobility, which is density-independent at low temperatures (< 40 K) as also shown in Fig. 4b . This saturation of mobility with temperature as well as with charge carrier density is a signature of short-range scattering limiting the device performance in the highly conductive state. It is worth noting that a similar behavior was observed only for topgated devices with high-κ dielectric 15 also reaching high charge carrier densities.
As the temperature increases, phonon scattering due to acoustic and polar optical phonons are expected to play a dominant role in the metallic regime and decrease mobility. In the presence of more than one scattering mechanism, Matthiessens rule can be used to describe the contributions from the various scatterers:
where
Here we assume other contributions such as electron-electron scattering to be minor. At low temperatures, µ ph can be neglected in our system because the other scattering mechanisms dominate. We also can neglect µ lr in the high voltage regime since charged impurities give a super-linear conductivity and we have µ sr << µ lr . As shown in Fig 4a, b, we extract µ sr to be of the order 200 cm 2 V −1 s −1 for this sample.
In the metallic conduction regime, the phonon contribution leads to mobility damping with a power law dependence on temperature µ ph ∝T −γ . The theoretical analysis by Kaasbjerg et al.
14 predicts γ to vary from 1 (at 100 K) to 1.7 (at room temperature). At very low temperatures when only acoustic phonons are the limiting factor, γ approaches 1, but above 100 K optical phonons play a dominant role and increasing γ is expected. The reported damping factor γ obtained from transport experiments on monolayer MoS 2 varies between 0.62-1.7 for unencapsulated devices 5,15,16 and shows distinctly lower values of 0.3 -0.78 for devices with high-top-gate dielectric 5 . While some variations in the apparent phonon damping factor may be explained by charged impurity scattering 3 and homopolar phonon quenching 14 , the origin of the observed variations is unclear. We show below that multiple factors affect the apparent phonon damping factor and extraction of the true phonon contribution requires careful analysis.
The common feature of the previously reported results is that the low temperature mobility is saturated in temperature around 100-200 cm 2 V −1 s −1 independent of the presence of high-κ top-gate dielectric. Also most of these measurements do not reach the linear conductivity regime at high charge carrier densities, the saturation in temperature suggest that the mobility is predominantly limited by short-range scatterers as we observe in our samples.
Once multiple scattering mechanisms are present, the damping factor can be appearing to be strongly suppressed from its intrinsic value. We found that the power-law fit of the as-measured mobilities below 170 K yields apparent low γ values of 0.7 (Fig  4b) . But correct analysis of the intrinsic damping factor requires that contributions to scattering due to phonons be separated from those due to other scattering mechanisms. Since µ sr is known and temperature independent, we can subtract this contribution from the measured mobility to obtain µ' = (1/µ meas -1/µ sr ) −1 . Figure 4c shows the as-measured µ meas and calculated µ' at high gate voltage for three different devices on a double logarithmic plot. While both µ meas and µ' can be fitted reasonably well with power law dependence, the damping factor is significantly higher for µ'. We can apply the same analysis to the previously reported results 15 in the highly conductive regime and achieve similar increase in the γ value (see Supplementary Information for details). Figure 4d shows the temperature damping of µ' for several gate voltages with the according fits. The curves follow the expected ∝ T −γ' very well in this temperature regime and the extracted values for the damping factor vary with backgate voltage between 1 and 2.6. This points towards the collective role of multiple scattering mechanisms besides phonons in the metallic regime influencing the transport 23 . Large damping factors approaching that of the bulk (γ bulk = 2.6) 24 observed in our analysis suggest that the effects of optical phonons may be dominant even at low temperatures and could indicate that the deformation potentials for the acoustic and optical phonons in monolayer MoS 2 are considerably different from the values expected theoretically 14 .
In summary, we demonstrate that the electronic transport properties of CVD-grown monolayer MoS 2 samples are comparable to those of mechanically exfoliated samples. Despite the common perception that CVD-grown thin films are structurally defective due to thermal stresses caused during the growth process and morphological features introduced during the transfer process, large field effect mobility was achieved in non-optimized backgated geometry. Our observation of the crossover from the insulating to metallic conduction verifies the high electronic quality and inherent n-type doping of the material. We further show that short-range scatterers limit the mobility at high carrier densities at low temperatures, and discuss the influence of phonons at elevated temperatures. Our results provide positive prospects for further improvements of the device performance and device implementation of CVD MoS 2 thin films.
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I. SAMPLE PREPARATION
Due to the high temperatures during growth, the underlying silicon dioxide becomes defective and therefore loses its function as an insulating layer for backgating. To solve this issue, the samples are transferred to another Si/SiO 2 substrate using PMMA as transfer film and a KOH etch to remove the silicon dioxide. After the samples are transferred to a new wafer, they are cleaned carefully. Some devices have been structured by oxygen plasma or XeF 2 etching. Contacts are evaporated in a two-step process. While almost all parts consist of Cr/Au, the last small tips actually contacting the MoS 2 are made with pure gold (50 nm), which has proven to yield better contacts.
II. OPTICAL ANALYSIS
Raman and photoluminescence (PL) spectra were obtained by a confocal Raman spectrometer in the back scattering geometry with a 532 nm excitation laser. The intensity is kept at 30 µW for all measurement in order to avoid any sample damage or local heating. The reference sample was mechanically exfoliated from natural MoS 2 crystals (SPI supplies). For the Raman measurement, a 2400 grooves per mm grating was used to obtain high spectral resolution of about 0.5 cm −1 . The Raman spectra are normalized by the intensity of the Raman mode from silicon. The PL spectra for CVD grown and exfoliated MoS 2 are obtained under the same measurement condition in order to directly compare their intensity. The frequency difference between E 1 2g and A 1g modes for exfoliated monolayer MoS 2 is around 19.5 cm −1 , agreeing well with other reports 1 . In the case of the grown MoS 2 it is about 21 cm −1 , which is a typical value for CVD grown MoS 2 1,2 . Two prominent PL peaks, marked with A and B, from exciton A and B at K point of the Brillouin zone are observed for exfoliated monolayer MoS 2 . In contrast to this, the A peak with much higher intensity and narrower width is dominant in the PL spectrum of the CVD grown monolayer MoS 2 . It is well established that the intrinsic doping and defect in exfoliated MoS 2 greatly suppress its PL quantum yield 1,3,4 . This strong difference could therefore indicate less intrinsic doping and defect, i.e. higher crystal quality, for the CVD grown MoS 2 . In The color plot shows the conductance of the device as a function of gate voltage and temperature after the first annealing step at 200 degree, but before the in situ annealing in the cryostat. At zero volts, the device is in the insulating regime. The transition to the metallic conduction can be anticipated at high voltages where conductance no longer increases with increasing temperature and also exhibits a value of about e 2 /h, but the full metallic regime is not reached. The characteristics after the following in situ heating are shown in Figure 3 in the main text. Figure 4 shows the characteristic annealing curves of the sample. The backgate voltage is kept at zero Volts. A permanent increase indicates an ongoing removal of adsorbents. During the cool down a further steep increase is observed, showing that the device is in the metallic regime. The small features are due to short changes in pressure and temperature. 
IV. MULTI-TERMINAL MEASUREMENTS
Four-terminal measurements are performed in a defined Hall-bar geometry with a constant current of 100 nA. As expected due to the absence of contact resistance, the field effect mobility yields higher values of around 500 cm 2 V −1 s −1 at low temperature. Figure 5 shows a multiterminal measurement on a device with a length to width ratio of 1.66. We observed that these measurements were much noisier than the two terminal ones.
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V. INSULATING REGIME
In the insulating regime (V bg <0 V) the data can well fitted by the formula given by variable range hopping,
with dimension d=2 and σ 0 ∝ T 0.8 , according to the results published by other groups [5] [6] [7] . Figure 7 shows the results of another device not discussed in the main article. Conductance curves at different temperatures show that the crossing is further shifted, so the insulating regime is not fully reached at most negative voltages. The mobility shows the same behavior as depicted before, an increase with gate voltage, an overshoot at low temperatures at around -40 V and saturation at high gate voltages.
A closer look at the region of crossing conductance curves at different temperatures at the transition from The temperature damping factor is extracted from power law fits as shown in Figure 4d in the main text. After the subtraction of the constant part attributed to short range scatterer, γ' shows high values and strong gate voltage dependence (Fig. 9) . Figure 10 shows µ' in different single layer devices grown by CVD in comparison with the data previously published data by Radisavljevic et al. 8 for exfoliated topgated samples, on which we did the same analysis. Same as for our devices, the fit suggests that mobilities of > 10 3 cm 2 V −1 s −1 could be reached if short range scatterers are fully removed from the material. 
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